"A fully digital open-loop clock and data synchronizer for ultra-low power ..."

Saber Abbaszadeh, Mohsen Jalali (2023)

> Home

Details and statistics

DOI: 10.1002/CTA.3502

access: closed

type: Journal Article

metadata version: 2023-06-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcta/AbbaszadehJ23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/AbbaszadehJ23
Saber Abbaszadeh, Mohsen Jalali:
A fully digital open-loop clock and data synchronizer for ultra-low power super-regenerative receivers. Int. J. Circuit Theory Appl. 51(4): 1579-1595 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.