"Symbolic Simulation for the Verification of Temporal Logic Specifications ..."

A. Mete Kabakçioglu, Edward P. Stabler (1991)

> Home

Details and statistics

DOI: —

access: unavailable

type: Journal Article

metadata version: 2020-04-16

- no documents available
- export record
  dblp key:
  - journals/ijcs/KabakciogluS91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcs/KabakciogluS91
A. Mete Kabakçioglu, Edward P. Stabler:
Symbolic Simulation for the Verification of Temporal Logic Specifications about Sequential Designs. Int. J. Comput. Simul. 1(3) (1991)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.