"Design of a parity preserving reversible full adder/subtractor circuit."

Shiva Rahbar Arabani, Mohammad Reza Reshadinezhad, Majid Haghparast (2018)

> Home

Details and statistics

DOI: 10.1504/IJCISTUDIES.2018.10011247

access: closed

type: Journal Article

metadata version: 2020-04-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcistudies/ArabaniRH18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcistudies/ArabaniRH18
Shiva Rahbar Arabani, Mohammad Reza Reshadinezhad, Majid Haghparast:
Design of a parity preserving reversible full adder/subtractor circuit. Int. J. Comput. Intell. Stud. 7(1): 19-32 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.