"A Simulated Annealing Algorithm for System-on-Chip Test Scheduling with, ..."

Haidar M. Harmanani, Hassan A. Salamy (2006)

> Home

Details and statistics

DOI: 10.1142/S1469026806002052

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcia/HarmananiS06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcia/HarmananiS06
Haidar M. Harmanani, Hassan A. Salamy:
A Simulated Annealing Algorithm for System-on-Chip Test Scheduling with, Power and Precedence Constraints. Int. J. Comput. Intell. Appl. 6(4): 511-530 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.