"Transistor level realisation of power gated FSM."

Sambhu Nath Pradhan, Priyanka Choudhury, Debanjali Nath (2017)

> Home

Details and statistics

DOI: 10.1504/IJCAET.2017.10003936

access: closed

type: Journal Article

metadata version: 2020-03-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcaet/PradhanCN17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcaet/PradhanCN17
Sambhu Nath Pradhan, Priyanka Choudhury, Debanjali Nath:
Transistor level realisation of power gated FSM. Int. J. Comput. Aided Eng. Technol. 9(3): 351-371 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.