"Design of Time Delayed Chaotic Circuit with Threshold Controller."

K. Srinivasan et al. (2011)

> Home

Details and statistics

DOI: 10.1142/S0218127411028751

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijbc/SrinivasanMMLS11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijbc/SrinivasanMMLS11
K. Srinivasan, I. Raja Mohamed, Krishnamurthy Murali, M. Lakshmanan, Sudeshna Sinha:
Design of Time Delayed Chaotic Circuit with Threshold Controller. Int. J. Bifurc. Chaos 21(3): 725-735 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.