"Interconnection Wire-Length Estimation in VLSI Standard Cell Placement Via ..."

Ashutosh Saxena, Suju M. George, P. Rambabu (1998)

> Home

Details and statistics

DOI: 10.1142/S0218213098000202

access: closed

type: Journal Article

metadata version: 2020-05-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijait/SaxenaGR98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijait/SaxenaGR98
Ashutosh Saxena, Suju M. George, P. Rambabu:
Interconnection Wire-Length Estimation in VLSI Standard Cell Placement Via Neural Network. Int. J. Artif. Intell. Tools 7(4): 443-451 (1998)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.