"Design of an ultra-low power, low complexity and low jitter PLL with ..."

N. K. Anushkannan, H. Mangalam (2020)

> Home

Details and statistics

DOI: 10.1504/IJAIP.2020.104110

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijaip/AnushkannanM20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijaip/AnushkannanM20
N. K. Anushkannan, H. Mangalam:
Design of an ultra-low power, low complexity and low jitter PLL with digitally controlled oscillator. Int. J. Adv. Intell. Paradigms 15(1): 98-107 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.