"Adaptive two-stage equalisation and FEXT cancellation architecture for ..."

Ying-Ren Chien, Hen-Wai Tsao, Wei-Lung Mao (2009)

> Home

Details and statistics

DOI: 10.1049/IET-COM.2008.0150

access: closed

type: Journal Article

metadata version: 2020-12-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-com/ChienTM09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-com/ChienTM09
Ying-Ren Chien, Hen-Wai Tsao, Wei-Lung Mao:
Adaptive two-stage equalisation and FEXT cancellation architecture for 10GBASE-T system. IET Commun. 3(7): 1124-1135 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.