"High-performance, low-latency field-programmable gate array-based ..."

Per Karlström, Andreas Ehliar, Dake Liu (2008)

> Home

Details and statistics

DOI: 10.1049/IET-CDT:20070075

access: closed

type: Journal Article

metadata version: 2020-07-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cdt/KarlstromEL08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cdt/KarlstromEL08
Per Karlström, Andreas Ehliar, Dake Liu:
High-performance, low-latency field-programmable gate array-based floating-point adder and multiplier units in a Virtex 4. IET Comput. Digit. Tech. 2(4): 305-313 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.