"Path delay test generation at functional level."

Eduardas Bareisa et al. (2015)

> Home

Details and statistics

DOI: 10.1049/IET-CDT.2013.0096

access: closed

type: Journal Article

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cdt/BareisaJMS15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cdt/BareisaJMS15
Eduardas Bareisa, Vacius Jusas, Kestutis Motiejunas, Rimantas Seinauskas:
Path delay test generation at functional level. IET Comput. Digit. Tech. 9(3): 135-141 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.