"Design of a rugged 60 V VDMOS transistor."

Edward Xu et al. (2007)

> Home

Details and statistics

DOI: 10.1049/IET-CDS:20070008

access: closed

type: Journal Article

metadata version: 2020-09-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cds/XuTSLNFIFINSTTK07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cds/XuTSLNFIFINSTTK07
Edward Xu, Olivier Trescases, I-Shan Michael Sun, Dora Lee, Wai Tung Ng, Kenji Fukumoto, Akira Ishikawa, Yuichi Furukawa, Hisaya Imai, Takashi Naito, Nobuyuki Sato, Satoru Tamura, Kaoru Takasuka, Teiichiro Kohno:
Design of a rugged 60 V VDMOS transistor. IET Circuits Devices Syst. 1(5): 327-331 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.