"Design of on-chip error correction systems for multilevel NOR and NAND ..."

Fei Sun et al. (2007)

> Home

Details and statistics

DOI: 10.1049/IET-CDS:20060275

access: closed

type: Journal Article

metadata version: 2020-09-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cds/SunDR007
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cds/SunDR007
Fei Sun, Siddharth Devarajan, Kenneth Rose, Tong Zhang:
Design of on-chip error correction systems for multilevel NOR and NAND flash memories. IET Circuits Devices Syst. 1(3): 241-249 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.