"Design and analysis of high k silicon nanotube tunnel FET device."

Avtar Singh et al. (2019)

> Home

Details and statistics

DOI: 10.1049/IET-CDS.2019.0230

access: closed

type: Journal Article

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cds/SinghCPSS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cds/SinghCPSS19
Avtar Singh, Saurabh Chaudhury, Chandan Kumar Pandey, Savitesh Madhulika Sharma, Chandan Kumar Sarkar:
Design and analysis of high k silicon nanotube tunnel FET device. IET Circuits Devices Syst. 13(8): 1305-1310 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.