"Circuit performance analysis of graded doping of channel of DGMOS with ..."

Swarnil Roy et al. (2019)

> Home

Details and statistics

DOI: 10.1049/IET-CDS.2018.5199

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cds/RoyMDSB19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cds/RoyMDSB19
Swarnil Roy, Sagar Mukherjee, Arka Dutta, Chandan Kumar Sarkar, Chayanika Bose:
Circuit performance analysis of graded doping of channel of DGMOS with high-k gate stack for analogue and digital application. IET Circuits Devices Syst. 13(3): 337-343 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.