![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"Low-power high-speed performance of current-mode logic D flip-flop ..."
Taeho Kim, Yongsik Jeong, Kyounghoon Yang (2008)
- Taeho Kim, Yongsik Jeong, Kyounghoon Yang:
Low-power high-speed performance of current-mode logic D flip-flop topology using negative-differential-resistance devices. IET Circuits Devices Syst. 2(2): 281-287 (2008)
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.