"Scheme for variable-frequency digital circuit with data compression based ..."

Rencheng Jin et al. (2018)

> Home

Details and statistics

DOI: 10.1049/IET-CDS.2017.0468

access: closed

type: Journal Article

metadata version: 2020-12-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cds/JinZMZ18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cds/JinZMZ18
Rencheng Jin, Jipeng Zhao, Yuan Ma, Feng Zhou:
Scheme for variable-frequency digital circuit with data compression based on block-match process. IET Circuits Devices Syst. 12(3): 295-300 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.