"Pre-Route Power Analysis Techniques for SoC."

Takashi Yamada et al. (2003)

> Home

Details and statistics

DOI: —

access: closed

type: Journal Article

metadata version: 2021-06-08

- view
  - electronic edition @ ieice.org
- export record
  dblp key:
  - journals/ieiceta/YamadaSFMMY03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceta/YamadaSFMMY03
Takashi Yamada, Takeshi Sakamoto, Shinji Furuichi, Mamoru Mukuno, Yoshifumi Matsushita, Hiroto Yasuura:
Pre-Route Power Analysis Techniques for SoC. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 86-A(3): 686-692 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.