"Multiple-Cell-Upset Tolerant 6T SRAM Using NMOS-Centered Cell Layout."

Shusuke Yoshimoto et al. (2013)

> Home

Details and statistics

DOI: 10.1587/TRANSFUN.E96.A.1579

access: closed

type: Journal Article

metadata version: 2024-03-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/YoshimotoONKY13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/YoshimotoONKY13
Shusuke Yoshimoto, Shunsuke Okumura, Koji Nii, Hiroshi Kawaguchi, Masahiko Yoshimoto:
Multiple-Cell-Upset Tolerant 6T SRAM Using NMOS-Centered Cell Layout. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 96-A(7): 1579-1585 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.