"Proportional Static-Phase-Error Reduction for Frequency-Multiplier-Based ..."

Yo-Hao Tu, Jen-Chieh Liu, Kuo-Hsing Cheng (2016)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E99.C.655

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/TuLC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/TuLC16
Yo-Hao Tu, Jen-Chieh Liu, Kuo-Hsing Cheng:
Proportional Static-Phase-Error Reduction for Frequency-Multiplier-Based Delay-Locked-Loop Architecture. IEICE Trans. Electron. 99-C(6): 655-658 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.