"Post-Routing Double-Via Insertion for X-Architecture Clock Tree Yield ..."

Chia-Chun Tsai, Chung-Chieh Kuo, Trong-Yen Lee (2011)

> Home

Details and statistics

DOI: 10.1587/TRANSFUN.E94.A.706

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/TsaiKL11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/TsaiKL11
Chia-Chun Tsai, Chung-Chieh Kuo, Trong-Yen Lee:
Post-Routing Double-Via Insertion for X-Architecture Clock Tree Yield Improvement. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 94-A(2): 706-716 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.