"A Hardware-Based Caching System on FPGA NIC for Blockchain."

Yuma Sakakibara et al. (2018)

> Home

Details and statistics

DOI: 10.1587/TRANSINF.2017EDP7290

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/SakakibaraMNM18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/SakakibaraMNM18
Yuma Sakakibara, Shin Morishima, Kohei Nakamura, Hiroki Matsutani:
A Hardware-Based Caching System on FPGA NIC for Blockchain. IEICE Trans. Inf. Syst. 101-D(5): 1350-1360 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.