"Multi-Clock Cycle Paths and Clock Scheduling for Reducing the Area of ..."

Bakhtiar Affendi Rosdi, Atsushi Takahashi (2006)

> Home

Details and statistics

DOI: 10.1093/IETFEC/E89-A.12.3435

access: closed

type: Journal Article

metadata version: 2023-05-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/RosdiT06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/RosdiT06
Bakhtiar Affendi Rosdi, Atsushi Takahashi:
Multi-Clock Cycle Paths and Clock Scheduling for Reducing the Area of Pipelined Circuits. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 89-A(12): 3435-3442 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.