"A 128-bit Chip Identification Generating Scheme Exploiting Load ..."

Shunsuke Okumura et al. (2012)

> Home

Details and statistics

DOI: 10.1587/TRANSFUN.E95.A.2226

access: closed

type: Journal Article

metadata version: 2024-03-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/OkumuraYKY12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/OkumuraYKY12
Shunsuke Okumura, Shusuke Yoshimoto, Hiroshi Kawaguchi, Masahiko Yoshimoto:
A 128-bit Chip Identification Generating Scheme Exploiting Load Transistors' Variation in SRAM Bitcells. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 95-A(12): 2226-2233 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.