"Architecture and Evaluation of Low Power Many-Core SoC with Two 32-Core ..."

Takashi Miyamori et al. (2014)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E97.C.360

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/MiyamoriXUHSYKNOT14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/MiyamoriXUHSYKNOT14
Takashi Miyamori, Hui Xu, Hiroyuki Usui, Soichiro Hosoda, Toru Sano, Kazumasa Yamamoto, Takeshi Kodaka, Nobuhiro Nonogaki, Nau Ozaki, Jun Tanabe:
Architecture and Evaluation of Low Power Many-Core SoC with Two 32-Core Clusters. IEICE Trans. Electron. 97-C(4): 360-368 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.