"A Verification Framework for Assembly Programs Under Relaxed Memory Model ..."

Pattaravut Maleehuan, Yuki Chiba, Toshiaki Aoki (2018)

> Home

Details and statistics

DOI: 10.1587/TRANSINF.2018EDP7099

access: closed

type: Journal Article

metadata version: 2022-12-07

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/MaleehuanCA18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/MaleehuanCA18
Pattaravut Maleehuan, Yuki Chiba, Toshiaki Aoki:
A Verification Framework for Assembly Programs Under Relaxed Memory Model Using SMT Solver. IEICE Trans. Inf. Syst. 101-D(12): 3038-3058 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.