"Exploiting Packet-Level Parallelism of Packet Parsing for FPGA-Based Switches."

Junnan Li et al. (2019)

> Home

Details and statistics

DOI: 10.1587/TRANSCOM.2018EBP3333

access: closed

type: Journal Article

metadata version: 2021-09-17

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/LiHSLW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/LiHSLW19
Junnan Li, Biao Han, Zhigang Sun, Tao Li, Xiaoyan Wang:
Exploiting Packet-Level Parallelism of Packet Parsing for FPGA-Based Switches. IEICE Trans. Commun. 102-B(9): 1862-1874 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.