"A Method for Minimizing Clock Skew Fluctuations Caused by Interconnect ..."

Susumu Kobayashi, Fumihiro Minami (2013)

> Home

Details and statistics

DOI: 10.1587/TRANSINF.E96.D.1980

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/KobayashiM13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/KobayashiM13
Susumu Kobayashi, Fumihiro Minami:
A Method for Minimizing Clock Skew Fluctuations Caused by Interconnect Process Variations. IEICE Trans. Inf. Syst. 96-D(9): 1980-1985 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.