"A Clock Generator with Clock Period, Duty-Ratio and I/Q-Balance Adjustment ..."

Shunichi Kaeriyama, Mikihiro Kajita, Masayuki Mizuno (2011)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E94.C.102

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/KaeriyamaKM11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/KaeriyamaKM11
Shunichi Kaeriyama, Mikihiro Kajita, Masayuki Mizuno:
A Clock Generator with Clock Period, Duty-Ratio and I/Q-Balance Adjustment Capabilities for On-Chip Timing-Margin Tests. IEICE Trans. Electron. 94-C(1): 102-109 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.