"Addressing Defect Coverage through Generating Test Vectors for Transistor ..."

Yoshinobu Higami et al. (2009)

> Home

Details and statistics

DOI: 10.1587/TRANSFUN.E92.A.3128

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/HigamiSTKT09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/HigamiSTKT09
Yoshinobu Higami, Kewal K. Saluja, Hiroshi Takahashi, Shin-ya Kobayashi, Yuzo Takamatsu:
Addressing Defect Coverage through Generating Test Vectors for Transistor Defects. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 92-A(12): 3128-3135 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.