default search action
"An ASIC Crypto Processor for 254-Bit Prime-Field Pairing Featuring ..."
Hiromitsu Awano, Tadayuki Ichihashi, Makoto Ikeda (2019)
- Hiromitsu Awano, Tadayuki Ichihashi, Makoto Ikeda:
An ASIC Crypto Processor for 254-Bit Prime-Field Pairing Featuring Programmable Arithmetic Core Optimized for Quadratic Extension Field. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 102-A(1): 56-64 (2019)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.