"High-performance approximate half and full adder cells using NAND logic gate."

Haroon Waris, Chenghua Wang, Weiqiang Liu (2019)

> Home

Details and statistics

DOI: 10.1587/ELEX.16.20190043

access: open

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ieiceee/WarisWL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/WarisWL19
Haroon Waris, Chenghua Wang, Weiqiang Liu:
High-performance approximate half and full adder cells using NAND logic gate. IEICE Electron. Express 16(6): 20190043 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.