"Design of power efficient stable 1-bit full adder circuit."

Shahmini Subramaniam, Ajay Kumar Singh, Gajula Ramana Murthy (2018)

> Home

Details and statistics

DOI: 10.1587/ELEX.15.20180552

access: open

type: Journal Article

metadata version: 2021-02-12

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ieiceee/SubramaniamSM18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/SubramaniamSM18
Shahmini Subramaniam, Ajay Kumar Singh, Gajula Ramana Murthy:
Design of power efficient stable 1-bit full adder circuit. IEICE Electron. Express 15(14): 20180552 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.