"Design methodology for determining the number of stages in a cascaded time ..."

Kiichi Niitsu, Naohiro Harigai, Haruo Kobayashi (2013)

> Home

Details and statistics

DOI: 10.1587/ELEX.10.20130289

access: open

type: Journal Article

metadata version: 2023-03-21

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ieiceee/NiitsuHK13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/NiitsuHK13
Kiichi Niitsu, Naohiro Harigai, Haruo Kobayashi:
Design methodology for determining the number of stages in a cascaded time amplifier to minimize area consumption. IEICE Electron. Express 10(11): 20130289 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.