"A low-voltage CMOS MIN circuit with 3N+1 complexity and 10mV/10ns ..."

Jesús Ezequiel Molinar-Solís et al. (2013)

> Home

Details and statistics

DOI: 10.1587/ELEX.10.20130755

access: open

type: Journal Article

metadata version: 2021-07-25

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ieiceee/Molinar-SolisMGHSRDS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/Molinar-SolisMGHSRDS13
Jesús Ezequiel Molinar-Solís, Carlos Muñiz-Montero, Rodolfo Zolá García-Lozano, Cuauhtémoc Hidalgo-Cortés, Luis Abraham Sánchez-Gaspariano, José Miguel Rocha-Pérez, Alejandro Díaz-Sánchez, Jesús Efraín Gaxiola Sosa:
A low-voltage CMOS MIN circuit with 3N+1 complexity and 10mV/10ns corner error. IEICE Electron. Express 10(22): 20130755 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.