![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"A dynamic voltage scaling circuit design based on critical path replica ..."
Ji-liang Liu et al. (2024)
- Ji-liang Liu, Kangning Wang, Jia-lu Yin, Xue-long Zhao, Zhi Li, Hui-dong Zhao, Shushan Qiao:
A dynamic voltage scaling circuit design based on critical path replica and time warning techniques. IEICE Electron. Express 21(2): 20220520 (2024)
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.