"A unified system level error model of crosstalk and electromigration for ..."

Hyeonggeon Lee, Jong Kang Park, Jong Tae Kim (2017)

> Home

Details and statistics

DOI: 10.1587/ELEX.14.20161194

access: open

type: Journal Article

metadata version: 2021-02-12

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ieiceee/LeePK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/LeePK17
Hyeonggeon Lee, Jong Kang Park, Jong Tae Kim:
A unified system level error model of crosstalk and electromigration for on-chip interconnect. IEICE Electron. Express 14(5): 20161194 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.