default search action
"A high-speed low-power SAR ADC in 40nm CMOS with combined energy-efficient ..."
Yujia Huang et al. (2021)
- Yujia Huang, Qiao Meng, Fei Li, Jie Wu:
A high-speed low-power SAR ADC in 40nm CMOS with combined energy-efficient techniques. IEICE Electron. Express 18(11): 20210156 (2021)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.