![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"Low-power high-performance 32-bit RISC-V microcontroller on 65-nm ..."
Trong-Thuc Hoang et al. (2020)
- Trong-Thuc Hoang
, Ckristian Duran
, Khai-Duy Nguyen, Tuan-Kiet Dang
, Quynh Nguyen Quang Nhu, Phuc Hong Than, Xuan-Tu Tran
, Duc-Hung Le
, Akira Tsukamoto, Kuniyasu Suzaki, Cong-Kha Pham
:
Low-power high-performance 32-bit RISC-V microcontroller on 65-nm silicon-on-thin-BOX (SOTB). IEICE Electron. Express 17(20): 20200282 (2020)
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.