default search action
"A 12-bit 2.32GS/s pipelined/SAR hybrid ADC with a high-linearity input buffer."
Xuehao Guo et al. (2023)
- Xuehao Guo, Zhiyang Li, Hao Fang, Zelin Jia, Fuli Tian, Chunyi Song, Zhiwei Xu:
A 12-bit 2.32GS/s pipelined/SAR hybrid ADC with a high-linearity input buffer. IEICE Electron. Express 20(23): 20230369 (2023)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.