"A 600kHz to 1.2GHz all-digital delay-locked loop in 65nm CMOS technology."

Ching-Che Chung, Duo Sheng, Chia-Lin Chang (2011)

> Home

Details and statistics

DOI: 10.1587/ELEX.8.518

access: open

type: Journal Article

metadata version: 2021-02-12

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ieiceee/ChungSC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/ChungSC11
Ching-Che Chung, Duo Sheng, Chia-Lin Chang:
A 600kHz to 1.2GHz all-digital delay-locked loop in 65nm CMOS technology. IEICE Electron. Express 8(7): 518-524 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.