"A Near-Optimal Parallel Algorithm for One-Dimensional Gate Assignment in ..."

Kazuhiro Tsuchiya, Yoshiyasu Takefuji (1999)

> Home

Details and statistics

DOI: 10.3233/ICA-1999-6306

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/icae/TsuchiyaT99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/icae/TsuchiyaT99
Kazuhiro Tsuchiya, Yoshiyasu Takefuji:
A Near-Optimal Parallel Algorithm for One-Dimensional Gate Assignment in VLSI Layout. Integr. Comput. Aided Eng. 6(3): 249-257 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.