"Erratum to: An optimizing pipeline stall reduction algorithm for power and ..."

Vijayalakshmi Saravanan et al. (2015)

> Home

Details and statistics

DOI: 10.1186/S13673-015-0026-1

access: open

type: Journal Article

metadata version: 2020-12-29

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/hcis/SaravananAKW15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/hcis/SaravananAKW15
Vijayalakshmi Saravanan, Alagan Anpalagan, Dwarkadas Pralhaddas Kothari, Isaac Woungang:
Erratum to: An optimizing pipeline stall reduction algorithm for power and performance on multi-core CPUs. Hum. centric Comput. Inf. Sci. 5: 9 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.