"Timed verification of the generic architecture of a memory circuit using ..."

Remy Chevallier et al. (2009)

> Home

Details and statistics

DOI: 10.1007/S10703-008-0061-X

access: closed

type: Journal Article

metadata version: 2020-03-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/fmsd/ChevallierEFX09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/fmsd/ChevallierEFX09
Remy Chevallier, Emmanuelle Encrenaz-Tiphène, Laurent Fribourg, Weiwen Xu:
Timed verification of the generic architecture of a memory circuit using parametric timed automata. Formal Methods Syst. Des. 34(1): 59-81 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.