"Improving execution unit occupancy on SMT-based processors through ..."

Achille Peternier et al. (2014)

> Home

Details and statistics

DOI: 10.1016/J.FUTURE.2013.06.015

access: closed

type: Journal Article

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/fgcs/PeternierABPB14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/fgcs/PeternierABPB14
Achille Peternier, Danilo Ansaloni, Daniele Bonetta, Cesare Pautasso, Walter Binder:
Improving execution unit occupancy on SMT-based processors through hardware-aware thread scheduling. Future Gener. Comput. Syst. 30: 229-241 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.