"A memory access model for highly-threaded many-core architectures."

Lin Ma, Kunal Agrawal, Roger D. Chamberlain (2014)

> Home

Details and statistics

DOI: 10.1016/J.FUTURE.2013.06.020

access: open

type: Journal Article

metadata version: 2020-07-15

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/fgcs/MaAC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/fgcs/MaAC14
Lin Ma, Kunal Agrawal, Roger D. Chamberlain:
A memory access model for highly-threaded many-core architectures. Future Gener. Comput. Syst. 30: 202-215 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.