"A Hybrid Fault-Tolerant Architecture for Highly Reliable Processing Cores."

Imran Wali et al. (2016)

> Home

Details and statistics

DOI: 10.1007/S10836-016-5578-0

access: closed

type: Journal Article

metadata version: 2020-09-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/et/WaliVBGPR16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/WaliVBGPR16
Imran Wali, Arnaud Virazel, Alberto Bosio, Patrick Girard, Serge Pravossoudovitch, Matteo Sonza Reorda:
A Hybrid Fault-Tolerant Architecture for Highly Reliable Processing Cores. J. Electron. Test. 32(2): 147-161 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.