"A Shift-Register Based BIST Architecture for FPGA Global Interconnect ..."

Igor Gadelha Pereira, Leonardo Alves Dias, Cleonilson Protásio de Souza (2015)

> Home

Details and statistics

DOI: 10.1007/S10836-015-5515-7

access: closed

type: Journal Article

metadata version: 2020-09-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/et/PereiraDS15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/PereiraDS15
Igor Gadelha Pereira, Leonardo Alves Dias, Cleonilson Protásio de Souza:
A Shift-Register Based BIST Architecture for FPGA Global Interconnect Testing and Diagnosis. J. Electron. Test. 31(2): 207-215 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.