"Low Area FPGA Implementation of AES Architecture with EPRNG for IoT ..."

N. Siva Balan, B. S. Murugan (2022)

> Home

Details and statistics

DOI: 10.1007/S10836-022-05997-X

access: closed

type: Journal Article

metadata version: 2022-06-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/et/BalanM22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/BalanM22
N. Siva Balan, B. S. Murugan:
Low Area FPGA Implementation of AES Architecture with EPRNG for IoT Application. J. Electron. Test. 38(2): 181-193 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.