"Power Distribution in TSV-Based 3-D Processor-Memory Stacks."

Suhas M. Satheesh, Emre Salman (2012)

> Home

Details and statistics

DOI: 10.1109/JETCAS.2012.2223553

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/esticas/SatheeshS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esticas/SatheeshS12
Suhas M. Satheesh, Emre Salman:
Power Distribution in TSV-Based 3-D Processor-Memory Stacks. IEEE J. Emerg. Sel. Topics Circuits Syst. 2(4): 692-703 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.